Home » News » Design » EDA and IP (page 31)

EDA and IP

Neural network IP aimed at SoCs processing complex speech

Cadence_Tensilica_HiFi5_DSP_block-925

Cadence has introduced DSP intellectual aimed at neural network-based complex speech recognition on the local PCB, without the need for cloud-based services to do the heavy lifting. Resources are sufficient for far-field voice recognition, where the user is metres away from the microphone. Voice-controlled digital home assistants and automotive infotainment are intended applications. Why process speech on the local PCB? ...

Arm adds fpga option and new business model to DesignStart

Burr-and-George-300x200.jpg

Xilinx Developer Forum, California: Arm Cortex-M1 and Cortex-M3 cores have been added to the DesignStart portfolio in a collaboration with Xilinx to bring instant and license-free access to developers. The announcement in San Jose is an extension of the DesignStart development portal and also marks a change in the business mode. Phil Burr, Director of Portfolio Product Management at Arm, ...

DVCon Europe leads with the digital twin and IoT development

DVCon-300x200.jpg

Siemens PLM Software and STMicroelectronics will present keynotes at next month’s DVCon Europe 2018. The event for chip architects, design verification engineers and IP integrators is sponsored by Accellera Systems Initiative. This year’s keynotes reflect the design and verification methodologies and standards for the IoT, machine learning, and automotive safety. On the first day of the Design and Verification Conference ...

Imagination and GF collaborate to put low power wireless on SoCs

globalfoundries-300x161.png

Imagination Technologies and Global Foundries are to collaborate to offer low-power baseband and RF functions  – Bluetooth Low Energy and IEEE 802.15.4, for example – to mutual customers. The deal combines Imagination’s Ensigma radio IP with 22FDX from GF – its 22nm FD-SOI process. “22FDX is an appealing option for customers designing cost-sensitive devices,” said Imagination executive v-p of marketing ...

Labcenter partners with SamacSys for PCB part creation

samacsys-tool-300x200.jpg

Labcenter Electronics has partnered with SamacSys to provide free PCB symbols, footprints and 3D models for its users, via the SamacSys CAD library content. SamacSys, which also powers the Electronics Weekly Component Search Engine, has been selected to provide high-quality CAD models for Labcenter’s Proteus design tools. Components can now be downloaded into Proteus without the need for manually extracting ...

Partners bridge HLS and FPGA technology

Figure-2-Achronix-CH_SPEEDCORE-300x200.jpg

Designers can used the integrated development environment (IDE) to quickly go from C++ to FPGA using the HLS and Achronix’s ACE design tools. The combination can reduce the development effort for 5G wireless and other design applications that require high performance FPGA technology in SoCs, configured using a proven C‑based design flow. Ellie Burns, director of marketing, Calypto Systems division, Mentor said: “Achronix eFPGA offers a tremendous ...